

Peripheral Device : ~~up to 256 external~~

Peripherals are any device that can be attached to a CPU for example hard disk, mouse, printer. Peripherals are slow. They hold up the CPU from carrying out its tasks.

Interface:

The interface is the combination of hardware and software needed to link the CPU to the peripherals and to enable them to communicate with CPU despite all their differing characteristics.

Computer peripherals have different characteristics?

- Have different data transfer rate
- Use a wide variety of codes and control signals.
- Transmit data in serial or in parallel form.

→ Even work at higher voltage than CPU

→ All operate at much slower speeds than CPU

* The main functions of an interface

: → Buffering

→ converting data to and from serial and parallel form

→ Converting data to and from analogue and digital forms.

→ voltage conversion

→ Protocol

→ Handling of status signal.

→ temporary data store

* Buffering:

This is an area of RAM within the interface which stores the data while in transit between the processor and the peripheral.

* Converting data to and from serial and parallel forms:


Data transmission is the passing of data from one device to another.

Serial data transmission: is when data is transmitted along a communication channel one bit after in sequence. Very slow but efficient over long distance.

⇒ **Parallel data transmission:** transmit several bits of data simultaneously across a series of parallel channels, often transmitting 16 or 32 bits at a time. The buses internal to the processor are parallel channels.

0 1 0 1 0 1

Serial data format



Parallel data format

⇒ Converting data to and from analogue and digital forms:

→ Analogue signal: Analogue signals that are sent in from peripherals to the digital form that the CPU can handle.

Digital signal: Computers can only work with digital signals, which have only two values - on or off.

A/D → Analogue to Digital
Digital converter

⇒ DAC:

A computer is connected to a peripheral by an interface. This interface has to be able to change the digital signals from the computer to an analogue signal that the other device can understand. This is called Digital to Analogue Converter.

* Protocol Conversion:

A protocol is a standard that enables connection, communication and data transfer between computers or between a computer system and peripheral. Protocol conversion means ensuring that protocols used by the peripheral can be understood by the computer it is attached to.

* Handling of status signal:

The purpose of status information is to show whether or not a peripheral device is ready to communicate.

* Why use buffer?

Ans:

→ Peripherals operate at much slower speeds than CPU. Using buffer helps computer system compensate for the differences in operating speeds between CPU and its peripheral.

→ When transferring data out to a peripheral such as a printer, the processor can transfer it to buffer and buffer will send it to the printer at a speed that printer can cope with.

→ The use of buffer reduces the frequency ^{with} which the CPU is interrupted to deal with input.

* Spoolers:

Spooling is another technique used in the transfer of data to a slow peripherals. For example, in printer data is transferred to storage, often a hard disk. Then when the processor is idle it will transfer the data to the printer at a acceptable speed. This is also called background printing.

* Buffer vs Spooler

1. If CPU is very busy and doesn't get much idle time buffer is best to use.

2. Buffer is limited by the amount of RAM

1. If CPU is very busy spooling can be very slow process.

2. Spooler uses backing storage which has large capacity.

Use both ~~use both~~ for optimum efficiency.

Buffering	Spooling
3. It needs greater resource management.	3. It needs less resource management
4. More efficient	4. Less efficient
5. It overlaps the I/O of one task with the computation of the same task.	5. It overlaps the I/O of one task with the computation of another task.

*WiFi - Wireless Fidelity Alliance.

*Flash card! Flash cards are used mainly for data storage in cameras, although they can hold any type of program or data file.

* Microprocessor Data Type:

→ Bit

→ Byte

→ Word

→ Unsigned and signed Binary Integers.

→ BCD

→ ASCII

→ Floating Point Numbers.

* Mapping : Signed ↔ Unsigned

Bits	Signed	Unsigned
0000	0	0
0001	1	1
0010	2	2
0011	3	3
0100	4	4
0101	5	5
0110	6	6
0111	7	7
1000	-8	8
1001	-7	9
1010	-6	10
1011	-5	11
1100	-4	12
1101	-3	13
1110	-2	14
1111	-1	15

4 bit এর
ডায়

Floating Point Number

Date:/...../.....

* The conversion Procedure:

→ Convert the absolute value of the number to binary, perhaps with a fractional part after binary point.

→ Append $\times 2^0$ to the end of the binary number which does not change its value.

→ Normalize the number. Move binary point so that it is one bit from the left. Adjust exponent of two so that the value does not change.

→ Place mantissa into the mantissa field of the number. Omit the leading one, and fill with zeros on the right.

→ Add the bias to the exponent of two, and place it in the exponent field. The bias is $2^{(k-1)} - 1$, where k is the number of bits in the exponent field. For eight bit format $k=3$, so bias $2^{(3-1)} - 1 = 3$. For IEEE 32-bit, $k=8$, so $2^{(8-1)} - 1 = 127$.



arthrofen[®]
misoprostol-diclofenac sodium

→ Set the sign bit, 1 for negative, 0 for positive, according to the sign of the original number.

*The range of sign magnitude form is from $-(2^{(n-1)}-1)$ to $(2^{(n-1)}-1)$

*Floating Point Number:

It contains three components : - sign, exponent and mantissa

For the decimal value -2.5×10^{-2} ,

sign is negative,

exponent is -2

mantissa is 2.5

* convert 2.625 to our 8bit floating point format.

Ans!

1. The integral part is $2_{10} = 10_2$

For fractional part!

$$0.625 \times 2 = 1.25$$

$$0.25 \times 2 = 0.5$$

$$0.5 \times 2 = 1.0$$

1
0
1

So, $(0.625)_{10} = (0.101)_2$ and $(2.625)_{10} = (10.101)_2$

* Convert $+4.75$ to our 8-bit floating point format.

Ans) 1. The integral part is $4_{10} = 1000_2$

For fractional part:

$$\begin{array}{l} 0.75 \times 2 = 1.25 \\ 0.25 \times 2 = 0.5 \\ 0.5 \times 2 = 1.0 \end{array}$$

1
1
1

So, $0.75_{10} = 0.101_2$ and $4.75_{10} = 1000.101_2$

2. Add an exponent part: 1000.101×2^0

3. Normalize: $1000.101 \times 2^0 = 1.000101 \times 2^3$

4. Mantissa: 000101

5. Exponent: $3 + 3 = 6 = 0110$

6. Sign bit is: 1

The result is:

1 110 0101

*Register

⇒ In unsigned arithmetic we need to watch carry flag.

⇒ In signed arithmetic we need to watch overflow flag.

*The carry flag is set if:

→ the addition of two numbers causes a carry out of the most significant (leftmost) bits added. For example:

$$1111 + 0001 = 0000 \Rightarrow \text{carry flag is turned on.}$$

→ the subtraction of two numbers requires a borrow into the most significant (leftmost) bits subtracted. For example:

$$0000 - 0001 = 1111 \Rightarrow \text{carry flag turned on.}$$

Mixed sign addition never turns on overflow flag. always 2nd number positive or negative or signed 2nd হবে.

* The overflow Flag is set if:

→ the sum of two numbers with sign bit off yield a result number with the sign bit on. For example:

$$0100 + 0100 = 1000 \Rightarrow \text{overflow flag turned on}$$

→ the sum of two numbers with the sign bit on yields a result number with sign bit off. For example:

$$1000 + 1000 = 0000 \Rightarrow \text{overflow flag turned on}$$

* যখন দুটি positive integer যোগ করা হয় এবং leftmost bit 1 আছে তখন overflow flag turned on হয় কারণ এ যেহেতু negative বুঝায় এবং দুটি positive যোগ করে কখনও negative আসে না তাই processor overflow flag on করে।

$$\text{যেমন } = 0100 + 0100 = 1000 \rightarrow \text{overflow on.}$$

For example:

assume binary addition $0111 + 0010 = 1001$

→ if we are doing unsigned mathematics

$$0111 + 0010 = 1001 \rightarrow \text{overflow turned on}$$
$$7 + 2 = 9$$

→ if we ~~are~~ do signed mathematics

$$0111 + 0010 = 1001 \rightarrow \text{overflow on}$$

$$7 + 2 = -7 \rightarrow \text{error detected}$$

এজন্য processor এই math unsigned এ

ফেলবে।

* A 1K memory device has 10 address

Pins ($A0-A9$)

* A $16K \times 1$ is a memory device containing 16K 1 bit memory location.


* $64K \times 4$ memory device is listed as a 256K device.


bit সম্ভব possible.

* Address decoding: It refers to the way a computer system decodes the address on address bus to select memory location in one or more memory or peripheral device

* Main memory array design:
 $M/\overline{IO} \rightarrow \text{LOW}$ if microprocessor executes an I/O instruction.

$M/\overline{IO} \rightarrow \text{HIGH}$ if microprocessor executes a memory instruction





1Kx8 SRAM chip
8bit

1000 ভাঙা আছে
1000 এককে একটা করে address দিব 10 bit
করে নিলে 1000 করা possible

Table

CS1	CS2	R/W	Function
0	1	0	write
0	1	1	read
1	x	x	chip not selected
x	0	x	" " "


0 থাকবে
হবে না থাকবে
don't care
condition এ
চলে যাবে

*To connect a microprocessor to ROM/RA chips, three address decoding techniques are commonly used


- Linear decoding
- Full/Partial decoding
- memory decoding using PALs.

*Linear decoding


Suppose we have 4K SRAM array comprised of four 1K.




*Full decoding: using 3×8 decoder output selects one of four 1K SRAM chips depending on value A_{12}, A_{11}, A_{10} . Decoder output enable only when $\overline{E}_3 = \overline{E}_2 = 0$ and $E_1 = 1$.




* PROM $\rightarrow$ Programmable Read Only memory (PROM)



* PAL $\rightarrow$ Programmable Array Logic



* PLA $\rightarrow$ Programmable Logic Array



* PAL $\circ$

Example!

10 H 8 $\rightarrow$ defines number of output line
 specify number of input line L " " " " OR
 " " " " NOR

64K = 2¹⁶ 8085 is 64KB addressable. ~~16 bit~~ এর address generate করতে পারে. প্রতিটি 64K address যে স্বয়ং নির্দেশ করবে তাতে 8 bit থাকতে পারবে. A₀-A₇

Example-01: A processor is having 16 bit address line and it is byte addressable. Interface 4096 x 8 RAM with the processor.

1. What is the memory capacity of processor
2. How many address lines are required for a RAM
3. How many RAM chips are required
4. What will be the size of address decoder

Ans:

→ 16 bit address line
[* যদি 8085 উল্লেখ করা থাকে তবে multiplexing, demultiplexing latch এর ব্যবহার উল্লেখ করে দেখাতে হবে এবং draw করতে হবে. 8086 এর 20 bit address line]

[** অবশ্যই interface draw করে দিতে হবে]

৪০৯৬ x ৮ RAM chips
total word = ৩২ K

Ans 1 byte addressable মানে word size 1 byte = 8 bit. অর্থাৎ, প্রতি বাক্সে 8 bit ব্যাব hold করতে পারবে.

১. প্রক্সে বলা আছে 16 bit address line.

$$\text{তাই memory capacity} = 64 \text{ KB} = 2^{16} \\ = 2^{16} = 64 \text{ KB}$$

২. Here ~~৫০৯৬~~ ৫০৯৬ x ৪ RAM

$$\text{So address line} = 4096$$

$$= 2^{12}$$

$$= 12 \text{ address line}$$

৩. Processor এ total কয়টা RAM chip লাগবে

$$\text{We know total memory capacity} \\ = 2^{16} \text{ Byte}$$

$$= 64$$

memory capacity of a RAM = 2^{12}

RAM chip needed = $\frac{2^{16}}{2^{12}}$
= 2^4

$2^{22} = 4 \text{M}$ RAM
 $2^{18} = 256 \text{K}$ RAM chip

4. The size of address decoder = 4 to 16 decoder

Interface এর ^১/_১ figure দিও হবে

Example - 2: Interface two chips of 4K RAM and 1 chip of 2K ROM. Starting address of RAM is 8000H.

Ans:

এখানে address দেয়া 8000H. এখানে 4 টি digit আছে ^{এর CPU} $2^4 = 16$ bit address generate করতে পারবে.

4K RAM

$$= 4 \times 1024$$

$$= 4096$$

$$= 2^{12}$$

অর্থাৎ, $A_0 - A_{11}$ পর্যন্ত address দ্বারা নির্দিষ্ট RAM চাকে address করার জন্য.

2K ROM

$$= 2 \times 1024$$

$$= 2048$$

$$= 2^{11}$$

$\therefore$ 11 address লাগবে ROM কে address করার জন্য.

যেহেতু 4K RAM তাই 12 bit নিয়ে কাজ করছে

	Chip selection												16			
	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1st RAM First add 8000	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
8FFF Last add	1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
2nd RAM First add 9000	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Last 9FFF ROM	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1
A000	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
A800	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0
Last A7FF AFFF	1	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1
	Chip selection												ROM এর জন্য 11 bit নিয়ে কাজ করবে			

১ম RAM এর Last address এর সাথে ১ যোগ করলে ২য় RAM এর first add আসবে

*ROM এর ক্ষেত্রে A₀-A₁₀ পর্যন্ত 11 bit কাজ করবে, আগে থেকেই আমরা জানি A₁₂-A₁₅ chip selection এর জন্য, তাহলে A₁₁ হবে don't care condition এ থাকবে, যদি A₁₁ এ don't care condition এ 0 থাকে তাহলে starting address A000 এবং 1 হলে A800

chip selection:

RAM 1 - 1000

RAM 2 - 1001

ROM - 1010





Figure 2

Interface করা হয় latches এবং buffers দিয়ে. এটা I/O interfacing বাস.

* I/O Interfacing

There are three ways of transferring data between microcomputer and physical I/O device.

⇒ Programmed I/O: CPU নিজে কাজ করার

মধ্যে instruction send করবে.

⇒ Interrupt driven I/O: External

device CPU ক instruction send

করবে to communicate

⇒ DMA: Direct Memory Access.


~~Programmed I/O~~ I/O ports are two types
Serial Bit position

I/O-R 1-W

7	6	5	4	3	2	1	0
0	0	1	1	0	1	0	0
R	R	W	W	R	W	R	R
↑	↑	↓	↓	↑	↑	↑	↑

Data-direction register
 Data Register/Port Register

Parallel



প্রত্যেক 8 bit এর সাথে এককটা port ϕ connected

প্রত্যেক position এককটা port কে control করে

* Programmed I/O:

i) Isolated I/O - pin দিয়ে বোঝা যায়

i/o use হচ্ছে

ii) standard I/O

iii) Port


I/O/M এই pin থাকলে standard

1 - I/O

0 - M

isolated এর সাথে specific register থাকতে হয় সেগুলো ছাড়া কাজ করে না।

* Memory mapped I/O: total addressable address থেকে কিছু অংশকে I/O কে দিয়ে বাকিটা memory কে দেয়া হয় তাই এটাকে memory mapped I/O বলে।



* memory mapped I/O এ different register use করা হয়।

* Difference between Standard I/O and memory mapped I/O:

Standard I/O	memory Mapped I/O.
1. Memory and I/O have separate address space.	1. Memory and I/O have same address space.
2. All address can be used by memory.	2. Due to addition of I/O addressable memory become less for memory.
3. More efficient due to separate bus.	3. Less efficient.

Standard I/O	Memory Mapped I/O
4. Larger in size	4. Smaller in size
5. It is complex.	5. It is simple
6. Use $\overline{IO}/\overline{M}$ control pin	6. Does not use $\overline{IO}/\overline{M}$ control pin

$MSB = 1$ I/O port select $\overline{IO}$
 $MSB = 0$ memory location accessed


* Unconditional I/O: The microprocessor can send data to an external device at any time during unconditional I/O. The external device must always be ready for data transfer. Power consumption is high.

* Conditional I/O: The microprocessor outputs data to an external device via handshaking. Data transfer occurs by exchanging of control signals between

microprocessor and external device, Data transfer takes place when device is ready.

* Interrupt driven I/O

The external device is connected to a pin called Interrupt pin on the microprocessor chip. When device needs an I/O transfer with microprocessor or microcomputer, it activates interrupt pin.



একটি interrupt এর জন্য processor এ একাধিক int pin থাকতে পারে। কাকে priority দিতে তা Depend করে -

→ Poll interrupt: depends on processor

→ Daisy chain interrupt: যাকে processor পাঠাবে এর পরের priority-র খুলোকে পাঠাবে।

* DMA:

Direct Memory Access is a technique that transfers data between a microcomputer memory and I/O device without involving microprocessor. DMA controller chip is used for data transfer operation. The main function are:

→ The I/O device request DMA operation via DMA request lines of the controller chip.

→ The controller chip activates the microprocessor HOLD pin, requesting CPU to release bus.

→ The processor sends HLDA
(Hold acknowledge) back to DMA
controller, indicating that the bus is
disabled. The DMA controller places
current value of its internal register
on the system bus and sends DMA
acknowledge to the peripheral device.
DMA controller completes the DMA
transfer and release buses.

→ The I/O device requests DMA
via DMA request line of the
controller and the controller
activates the request line
to the processor. The processor
then sends HLDA back to the
controller, indicating that the
bus is disabled. The controller
places the current value of its
internal register on the system
bus and sends DMA acknowledge
to the peripheral device. The
controller completes the DMA
transfer and releases the buses.

→ The controller activates the
request line to the processor.
The processor then sends HLDA
back to the controller, indicating
that the bus is disabled. The
controller places the current
value of its internal register on
the system bus and sends DMA
acknowledge to the peripheral
device. The controller completes
the DMA transfer and releases
the buses.